Keyboard shortcuts

Press or to navigate between chapters

Press S or / to search in the book

Press ? to show this help

Press Esc to hide this help

Ghala’s Design Notebook: Processor Design VIP

Week1: 01/20/26 - 01/25/26

  • Had two meeting with the leadership team.
  • Discussed: Gradebook, syllabus, first meeting of the semester, goals for the VIP, meeting times, … etc.
  • Getting to know what my role as part of the management team entails and the expectations.

Discussion: looking forward for this semester and the goals we’re going to achieve.

Week2: 01/26/26 - 02/01/26

  • Did small improvements on the Discord server.
  • Created a gradebook for the VIP.
  • Had our first all members meeting for the semester.
  • Discussed what the returning members are expected to do with Darren and the other returning members.

Discussion: I already have done 1-4 Onboarding labs last semster but I found 3-4 Labs to be a little confusing so I went over them again and tried to understand them better. I haven’t created new files or folders but intend to create a folder specified for the onboarding labs once I start with Lab 5.

Last Semester’s Processor-Design VIP Project repository - folders: Lab1_Ghala, Lab2_Ghala, Lab3_Ghala, Lab4_Ghala

Week3: 02/02/26 - 02/08/26

  • Read the papers written by previous ProcDesign members to understand the architecture
  • Reviewed couple of online resources related to RISC-V design.

Discussion: I understand most of the material in the papers and the RTL code in nyu-core but don’t fully understand the C++ portion.

Week4: 02/09/26 - 02/15/26

  • Completed lab 5.
  • Had meeting with the leadership team.

ProcDesign Project repository - New folder: lab-5

Discussion: In lab 5 there isn’t much to do so as an exercise for myself I created a simple working rtl design along with a C++ tb using Verilator.